Clik here to view.
Now Showing! The Right Process For Verification IP Development
b'This blog is useful for all those who are familiar with verification development – but want to get better at it. It is useful for design engineers as it will help them evaluate (and push) their...
View ArticleClik here to view.
OOPs! 3 Issues That Show System Verilog Threads are Not OOP Safe!
b'Verilog has a very limited and simple hierarchy. All processes are present in static modules. In some ways, System Verilog extends this concept of hierarchy with the support for dynamic data type of...
View ArticleClik here to view.
Functional Verification Basics: UVM Tutorial
b'UVM is a standardized methodology for verifying complex IP and SOC in the semiconductor industry. UVM is an Accellera standard and developed with support from multiple vendors Aldec, Cadence,...
View ArticleClik here to view.
UVM Sequences Tutorial
b'To verify an RTL design, you must define a stimulus (i.e. what kind of data should be sent to the DUT). In any test-bench environment, the driver is responsible for signal activities at the bit...
View ArticleClik here to view.
News Flash: Software engineers can debug hardware too!
b'Lets face it, timelines are shrinking with every successive project. What took 18 months earlier is expected in 12 months now. Derivative projects that took 6-9 months are expected to finish in 3-4...
View ArticleClik here to view.
Debugging USB3: Waveform vs Protocol Analyzer
b'We have all debugged SOC and IP level issues using signal level waveforms. Its a tedious and laborious process. Are there any ways that can make design debug easier? Wouldn't it be great if I could...
View Article